Veriflow Cc Agent Skill
VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a stateful, zero-dependency LLM orchestration skill. Features sub-agent nesting for code gen and behavioral-driven verification.
Veriflow Cc is an open-source agent skill by bjwanneng, written mainly in Python, with 55 GitHub stars. Its code was last updated Oct 5, 2026.
Read the README on GitHub
This repository has no open-source license we can detect, so we don't republish its README here.
Veriflow Cc alternatives
View more →Similar agent skills in Design & Media, ranked by GitHub stars. Compare licence, recent activity and scan status before you choose.
| Name | Stars | Licence | Last updated | Scan |
|---|---|---|---|---|
| Veriflow Cc (this page) bjwanneng | 55 | None found | Oct 5, 2026 | Not scanned yet |
| Open Design nexu-io | 105k | Apache-2.0 | Nov 1, 2026 | Scanned, no flagged issues |
| Impeccable pbakaus | 99k | Apache-2.0 | Nov 1, 2026 | Scanned, no flagged issues |
| Diagram Design cathrynlavery | 64k | MIT | Nov 1, 2026 | Scanned, no flagged issues |
| Huashu Design alchaincyf | 28k | MIT | Oct 30, 2026 | Scanned, no flagged issues |
| Brag latent-spaces | 20k | MIT | Oct 23, 2026 | Scanned, no flagged issues |