Veriflow Cc Agent Skill

by bjwanneng• 55•• Not scanned yet•Claim this listing•Request removal
Design & Mediaai agentschip designclaude code skillclaude code skillsdegital design

VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a stateful, zero-dependency LLM orchestration skill. Features sub-agent nesting for code gen and behavioral-driven verification.

Veriflow Cc is an open-source agent skill by bjwanneng, written mainly in Python, with 55 GitHub stars. Its code was last updated Oct 5, 2026.

aboutSKILL.md / READMEsecurityreviews
Not scanned yet

This listing was imported from public GitHub data and hasn't been through AgenticMart's security scan. Until it is, treat it like any unreviewed code: read the source and limit what it can access.

  • Static code scan — pending
  • Secrets & dependency CVEs — pending
  • Build & boot check — pending
  • Network egress audit — pending
  • Public report — pending
I maintain this — claim & scanHow scans work

Veriflow Cc alternatives

View more →

Similar agent skills in Design & Media, ranked by GitHub stars. Compare licence, recent activity and scan status before you choose.

NameStarsLicenceLast updatedScan
Veriflow Cc (this page)
bjwanneng
55None foundOct 5, 2026Not scanned yet
Open Design
nexu-io
105kApache-2.0Nov 1, 2026Scanned, no flagged issues
Impeccable
pbakaus
99kApache-2.0Nov 1, 2026Scanned, no flagged issues
Diagram Design
cathrynlavery
64kMITNov 1, 2026Scanned, no flagged issues
Huashu Design
alchaincyf
28kMITOct 30, 2026Scanned, no flagged issues
Brag
latent-spaces
20kMITOct 23, 2026Scanned, no flagged issues