Verilog Generator Agent Skill

by Eriemon• 326•• Scanned•Claim this listing•Request removal
Productivity & Workflowagent skillclaude skillscodex skillsdeepseek harness skillseda

Agent skill for Verilog-2001 RTL generation and FPGA design workflows.

Verilog Generator is an open-source agent skill by Eriemon, written mainly in Python, with 326 GitHub stars and the Apache-2.0 license. Its code was last updated Aug 25, 2026.

aboutSKILL.md / READMEsecurityreviews
–
No reviews yet
Write a review

Sign in with GitHub to rate this listing.

    Verilog Generator alternatives

    View more →

    Similar agent skills in Productivity & Workflow, ranked by GitHub stars. Compare licence, recent activity and scan status before you choose.

    NameStarsLicenceLast updatedScan
    Verilog Generator (this page)
    Eriemon
    		326Apache-2.0Aug 25, 2026Scanned, no flagged issues
    Eigent
    eigent-ai
    		16kApache-2.0Nov 1, 2026Scanned, no flagged issues
    Kami
    tw93
    		12kMITNov 1, 2026Scanned, no flagged issues
    Skill
    anbeime
    		9kNone foundNov 1, 2026Not scanned yet
    Refly
    refly-ai
    		7.5kNone foundOct 21, 2026Not scanned yet
    N8n Skills
    czlonkowski
    		6.6kMITOct 24, 2026Scanned, no flagged issues